Regviz

Silicon Labs /MGM240PB32VNN /CMU_S /VDAC1CLKCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VDAC1CLKCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A120F1536GM48/CMU_S/VDAC1CLKCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)CLKSEL

CLKSEL=DISABLED

Description

No Description

Fields

CLKSEL

Clock Select

0 (DISABLED): VDAC is not clocked

1 (EM01GRPACLK): EM01GRPACLK is clocking VDAC

2 (EM23GRPACLK): EM23GRPACLK is clocking VDAC

3 (FSRCO): FSRCO is clocking VDAC

4 (HFRCOEM23): HFRCOEM23 is clocking VDAC

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data